規格書 SPECIFICATION

品名

SWITCHING POWER SUPPLY

STYLE NAME:

型號

MRG-5800V4V

MODEL NO.:

料號

PART NO.:

版次

A3

REVISION:

APPROVE 核准	五引令 AND HORSE	正式	正士姿刻
CHECK BY 審核	宋/歌章 NOV 24'2009.	資料	NOV 2 5, 2009
FORM MAKER 經辦	當某群 101/24-2009	用章	研發本部

新巨企業股份有限公司 電源事業處 ZIPPY TECHNOLOGY CORP. POWER DIVISION

10F,NO.50 MIN CHYUAN RD., SHIN-TIEN CITY, TAIPEI HSIEN, TAIWAN, R.O.C.

TEL.: +886(2)29188512 FAX.: +886(2)29134969

Revision

Rev.	7. Page Item Date		Date	Description
A2	8	4.2.2	SEP-30-2009	Update OVP total power range
А3	4	2.3	NOV-24-2009	Update Steady-state current

MODEL NO.MRG-5800V4V

- 1.0 Scope
- 2.0 Input requirements
 - 2.1 Voltage
 - 2.2 Frequency
 - 2.3 Steady-state current
 - 2.4 Inrush current
 - 2.5 Power factor correction
- 3.0 Output requirements
 - 3.1 DC load requirements
 - 3.2 Regulation and protection
 - 3.3 Ripple and noise
 - 3.3.1 Specification
 - 3.3.2 Ripple voltage test circuit
 - 3.3.3 Ripple & Noise voltage test circuit
 - 3.4 Overshoot
 - 3.5 Efficiency
 - 3.6 Typical Distribution of Efficiency
- 4.0 Protection
 - 4.1 Input
 - 4.2 Output
 - 4.2.1 OPP
 - 4.2.2 OVP
 - 4.2.3 Over current protection
 - 4.2.4 Short current
- 5.0 Power supply sequencing
 - 5.1 Turn on
 - 5.2 Hold up time
 - 5.3 Power off sequence
- 6.0 Signal requirements
 - 6.1 Power good signal
 - 6.2 Under voltage sense level
 - 6.3 Remote on/off control
- 7.0 Environment
 - 7.1 Temperature
 - 7.2 Humidity
 - 7.3 Insulation resistance
 - 7.4 Dielectric withstanding voltage
 - 7.5 Leakage current

- 8.0 Safety
 - 8.1 UL & UL+C
 - 8.2 TUV
 - 8.3 CCC
 - 8.4 Power Line Transient
 - 8.5 RFI / EMI Standards
- 9.0 Reliability
 - 9.1 Burn in
- 10.0 Mechanical requirements
- 11.0 About module test
- 12.0 Output voltage Timing

1.0 1.0 Scope

This specification defines the performance characteristics of a grounded, single-phase, 800 watts, 5 output level power supply. This specification also defines world wide safety requirements and manufactures process test requirements. MRG-5800V power system is a 1+1 Redundant power system consisting of two MRG-3800V-R power modules and one MRG-5800V4V power system frame.

2.0 Input requirements

2.1 Voltage (sinusoidal)

Full range

 $100\sim240 \text{ VAC}$ (With $\pm10\%$ tolerance)

2.2 Frequency

The input frequency range will be 47~63Hz.

2.3 Steady-state current

11 / 5 amps maximum at any low/high range input voltage.

2.4 Inrush current

35 / 75 amps @132/264 VAC (at 25 degrees ambient cold start)

2.5 Power factor correction PFC can reach the target of 95% @110V,full load, following the standard of EN 61000-3-2, class D.

3.0 Output requirements

3.1 DC load requirements

Normal	Load	current	Regulation	n tolerance
Output voltage	Max.	Min	Max.	Min.
+3.3V	32	1.0	+5%	-5%
+5V	32	1.0	+5%	-5%
+12V	65	1.0	+5%	-5%
-12V	0.8	0.0	+5%	-5%
+5VSB	3.5	0.1	+5%	-5%

REMARK: 1. POWER MODULE TOTAL OUTPUT POWER OF +5V AND +3.3V NOT EXCEED 190W.

2. TOTAL OUTPUT POWER NOT EXCEED 800W.

When doing the cross regulation test(one output channel at high load and the other output channels at low load), it is requested to set the higher output channel at 80% max. of its spec., and the lower output channels at 20% max. of theirs.

3.2 Regulation

Output DC voltage	Line regulation	Load regulation	Cross regulaion
+3.3V	±50mV	±165mV	±165mV
+5V	$\pm 50 \text{mV}$	±250mV	±250mV
+12V	±50mV	$\pm 600 \mathrm{mV}$	±600mV
-12V	±50mV	$\pm 600 \text{mV}$	±600mV
+5Vsb	$\pm 50 \mathrm{mV}$	±250mV	±250mV


3.3 Ripple and noise

3.3.1 Specification


Parameter	Ripple	Ripple+Noise
+3.3V	50mV(P-P)	50mV(P-P)
+5V	50 mV(P-P)	50 mV(P-P)
+12V	120mV(P-P)	120 mV(P-P)
-12V	120 mV(P-P)	120 mV(P-P)
+5Vsb	50 mV(P-P)	50mV(P-P)

3.3.2 Ripple voltage test circuit

The output ripple/noise is measured at the pins of the output connector terminated with a 0.1uF ceramic capacitor and a 100uF electrolytic capacitor to simulate system loading,per shown in Figure 1. The test can be performed under any condition of line voltage, output load, line frequency, operation temperature.



3.3.3 Ripple & noise voltage test circuit



Noise bandwidth is from DC to 20MHZ

3.4 Overshoot

Any overshoot at turn on or turn off shall be less than 10% of the nominal voltage value, all output shall be within the regulation limit of section 3.1 before issuing the power good signal of section 6.0.

3.5 Efficiency

Power supply efficiency typical .>80% at 115V , 25% $\sim 100\%$ max load.

3.6 Typical Distribution of Efficiency (2U moduel).

3.7	Max load,	Efficiency	test conditi	on @ Amb	ient tempe	rature 30 de	egrecs
Voltage	+12V	+5V	-12V	+3.3V	+5VSB		T Voltage
Load	19.39A	9.55A	0.24A	9.55A	1.04A	115V >81%	230V >83%
60%]	Max load, l	Efficiency (test conditi	on @ Amb	ient tempe	rature 30 de	egrees
Voltage	+12V	+5V	-12V	+3.3V	+5VSB	SVSB AC INPUT VO	
			12 7	1 J.J V	13 4 3 13	115V	230V
Load	29.09A	14.32A	0.36A	14.32A	1.57A	>84%	>86%
100%	Max load,	Efficiency	test condit	ion @ Amł	oient tempo	erature 30 d	egrees
Voltage	+12V	+5V	-12V	+3.3V	+5VSB	AC INPU	
Load	50A	21A	0.8A	19A	3.5A	115V >84%	230V >87%

NOTE:

Any difference either on the DC output cable (i.e., length, wire gauge) or on the accurate of instruments will conclude different test result.

4.0 Protection

4.1 Input (primary)

The input power line must have an over power protection device in accordance with safety requirement of section 8.0

- 4.2 Output (secondary)
 - 4.2.1 Over power protection

The power supply shall provide over power protection on the power supply latches all DC output into a shutdown state. Over power of this type shall cause no damage to power supply 'after over load is removed and a power on/off cycle is initiated 'the power supply will restart.

Trip point total power min. 110%, max. 160%.

4.2.2 If an over voltage fault occurs (internal of the power supply), the power supply will latch all DC output into a shutdown state before

Power module
$$+5V$$
 : 5.7V \sim 6.5V $+3.3V$: 3.9V \sim 4.7V $+12V$: 13.3V \sim 14.3V

Total power
$$+5V$$
 : 5.7V \sim 6.5V $+3.3V$: 3.9V \sim 4.7V $+12V$: 14.3V \sim 17.3V

4.2.3 Over current protection

If an over current fault occurs, the power supply will latch all DC output into a shutdown state.

Output DC Current	Min	Typical	Max
+3.3V	35.2A	41.6A	51.2A
+5V	35.2A	41.6A	51.2A
+12V	71.5A	84.5A	104A

- 4.2.4 Short circuit (This has to test the modules and backplane together)
 - A: A short circuit placed on any DC output to DC return shall cause no damage.
 - B: The power supply shall be latched in case any short circuit is taken place at +12V,-12V output.
 - C: The power supply shall be auto-recovered in case any short circuit is taken place at +5VSB.
- 5.0 Power supply sequencing
 - 5.1 Power on (sec fig.1)
 - 5.2 Hold up time

When power shutdown DC output 12V must be maintain 16msec in regulation limit at normal input voltage.

5.3 Power off sequence (see fig. 1)

6.0 Signal requirements

6.1 Power good signal (see fig. 1)

The power supply shall provide a "power good" signal to reset system logic, indicate proper operation of the power supply, and give advance warning of impending loss of regulation at turn off. This signal shall be a TTL compatible up level (2.4V to 5.25V) when +12V output voltage are present and above the minimum UV sense levels specified in paragraph 6.2, or a down level (0.0V to 0.8V) when any output is below its minimum UV sense level.

At power on , the power good signal shall have a turn on delay of at least 100ms but not greater than 500ms after the output voltages have reached their respective minimum sense levels.

6.2 Under voltage (UV) sense levels

Output +12V

Minimum sense voltage +8.0V

6.3 Remote on/off control

The power supply DC outputs (with the exception of +5VSB) shall be enabled with an active-low, TTL-compatible signal ("PS-ON") When PS-ON is pulled to TTL low, the DC outputs are to be enabled. When PS-ON is pulled to TTL high or open circuited, the DC outputs are to be disabled.

7.0 Environment

7.1 Temperature

Operating temperature Non-Operating temperature Safety regulation temperature 0 to 40 degrees centigrade -20 to 80 degrees centigrade Applied at room temperature (25°C)

7.2 Humidity

Operating humidity
Non-operating humidity

20% to 80% 10% to 90%

7.3 Insulation resistance

Primary to secondary Primary to Frame Gnd : 100 meg. ohm min. 500 VDC : 100 meg. ohm min. 500 VDC 7.4 Dielectric withstanding voltage

For approval purpose:

Primary to secondary Primary to Frame Gnd

: 3KVAC for 1min. : 1500 VAC for 1 min.

For production purpose: 100% test

Primary to Frame Gnd

: 1500VAC for 1 sec

Cut off current

: 15mA

7.5 Leakage current

3.5 mA. max. at nominal voltage 250 VAC

8.0 Safety

The power supply must be certified to the safety standard listed following:

- 8.1 Recognized to U.S. and Canadian requirements under the component recognition program of Underwriters Laboratories Inc.

 The power supply shall be designed to meet UL 60950.
- 8.2 TUV approval TUV EN-60950. CB approval IEC-60950.
- 8.3 Certificate for China compulsory product certification GB4943-2001,GB9254-1998,GB17625.1-2003
- 8.4 Power Line Transient.

The power supply shall be designed to meet the following standards

- 1. EN 61000-4-2(ESD) Criterion B, \pm 4KV by contact, \pm 8KV by air.
- 2. EN 61000-4-4(EFT) Criterion B, ± 1 KV.
- 3. EN 61000-4-5(SURGE) Criterion B, Line-Line ± 1KV Line-Earth ± 2KV.
- 8.5 RFI / EMI Standards

The power supply shall comply with the following radiated and conducted Emissions standards,

- 1. FCC part 15. class B.
- 2. CISPR 22 (EN 55022:2006). class B.

9.0 Reliability

9.1 Burn in

All products shipped to customer must be processed by burn-in. The burn- in shall be performed for 1 hour at full load.

10.0 Mechanical requirements

Physical dimension: 200mm * 150mm * 86mm (D*W*H)

11.0 About module test

Module test: all modules should test with backplane.

12.0 Output voltage timing

Item	Description	MIN	MAX	UNITS
Tsb_on_delay	Delay from AC being applied to 5VSB being within regulation.		1500	ms
Tac_on_delay	Delay from AC being applied to all output voltages being within regulation.		2500	ms
Tvout_holdup	Time all output voltages stay within regulation after loss of AC.	20		ms
Tpwok_holdup	Delay from loss of AC to deassertion of PWOK.	16		ms
Tpson_on_delay	Delay from PSON# active to output voltages within regulation limits.	2	400	ms
Tpson_pwok	Delay from PSON# deactive to PWOK being deasserted.		50	ms
Tpwok_on	Delay from output voltages within regulation limits to PWOK asserted at turn on.	100	500	ms
Tpwok_off	Delay from PWOK deasserted to output voltages (3.3V, 5V, 12V, -12V) dropping out of regulation limits.	1		ms
Tsb_vout	Delay from 5VSB being in regulation to O/Ps being in regulation at AC turn on.	2	1000	ms
Tsb_holdup	Time 5VSB output voltage stays within regulation after loss of AC.	70		ms
Tvout_rise	Output voltage rise time from each main output.	2	20	ms




Fig.1